Jose Alejandro Galaviz-Aguilar
Jose Alejandro Galaviz-Aguilar
About
Experience
Awards & Distinctions
Publications
Projects
Resources
Posts
CV
Light
Dark
Automatic
Posts
A Low-Cost FPGA/SDR Testbed for Power Amplifier Characterization
An affordable software-defined-radio testbed built around an FPGA SoC and the AD9361 transceiver for measuring wideband power amplifier behavior and validating digital predistortion.
Last updated on May 20, 2026
3 min read
Published in Sensors (MDPI)
Subband Digital Predistortion for 6G Millimeter-Wave Systems
Developed advanced DPD linearization techniques for mmW 6G transmitters within the French national Docte6G project, in collaboration with NXP Semiconductors.
Last updated on May 15, 2026
1 min read
Télécom Paris
FPGA-Based Digital Lock-In Amplifier with Signal Enhancement
Designed and verified an FPGA-based lock-in amplifier system with comprehensive noise analysis, published in IEEE Embedded Systems Letters and Sensors.
Last updated on May 20, 2026
1 min read
IEEE ESL Paper
Sensors Review Paper
Cite
×