Design Verification

Reliable Methodology to FPGA Design Verification and Noise Analysis for Digital Lock-In Amplifiers
Jose Alejandro Galaviz-Aguilar, Cesar Vargas-Rosales, Francisco Falcone
DOI