UVM Verification

FPGA-Based Digital Lock-In Amplifier with Signal Enhancement
Designed and verified an FPGA-based lock-in amplifier system with comprehensive noise analysis, published in IEEE Embedded Systems Letters and Sensors.
IEEE ESL Paper Sensors Review Paper